

Contents

Editorial

i

Research

A Low Power and High Speed Pipeline Architecture using adaptive Median Filter for Noise Reduction in image Processing-

S. Nirmal Raj, S. Ashok, P. Bala Vengateswarlu, G.Vishnu Vardhan Rao

41

Power Reduction Technique for Data Encoding in Network-on-Chip (NoC)-
Venkatesh Rajamanickam, M.Jasmin

50

Book Review

63

Conference Notification

64

- Fifth International Conference on the Future Generation Communication Technologies (FGCT 2016)

- Sixth International Conference on Innovating Computing Technology (INTECH 2016)

First International Conference on Real Time Intelligent Systems (RTIS 2016), Beijing, China

Editorial

We are pleased to release the second issue of this volume of the **Journal of Electronic Systems**. This issue has the following described research.

In the first paper on “**A Low Power and High Speed Pipeline Architecture using adaptive Median Filter for Noise Reduction in image Processing**” the authors *Nirmal Raj, Ashok, Bala Vengateswarlu* and *Vishnu Vardhan Rao* have presented a high-speed non-linear Adaptive median filter implementation

In the second paper on “**Power Reduction Technique for Data Encoding in Network-on-Chip (NoC)**” the authors *Venkatesh Rajamanickam* and *Jasmin* presented a conventional data encoding schemes meant to reduce the dissipated of power by the links in the NoC.

We will publish more volume of research in the forthcoming issues.

Editors