| References: [1] Borkar, S. (2010). Future of Interconnect Fabric: A Contrarian View, In: 12th ACM/IEEE International Workshop on System Level Interconnect Prediction, p. 1-2.
[2] Dally, W., James, W., Towles, B. (2004). Principles and Practices of Interconnection Networks, Elsevier.
[3] Gebali, F., Elmiligi, H., MW. El-Kharashi. (2006). Networks-onchips: Theory and Practice, Taylor & Francis Group, LLC.
[4] Stojanovic, I., Jovanovic, M., Djordjevic, G. (2015). Dual-mode Inter-router Communication Channel for Deflection-routed Networks-on-chip, Journal of Supercomputing, p. 2597- 2613.
[5] Michelogiannakis, G., Sanchez, D., Dally, W. J., Kozyrakis, C. (2010). Evaluating Bufferless Flow Control for On-chip Network, In: Proc. 4th ACM/IEEE International Symposium on Networks-On-Chip, p. 9-16.
[6] Moscibroda, T., Mutlu, O. (2009). A Case for Bufferless Routing in On-Chip Networks, In: Proc. 36th International Symposium on Computer Architecture, p. 196-20.
[7] Jafri, S., Hong, Y., Thottethodi, M., Vijaykumar, T. (2010). Adaptive Flow Control for Robust Performance and Energy, In: Proc. -43rd Annual IEEE/ACM International Symposium on Microarchitecture, p. 433-444.
[8] Fallin, C., Craik, C., Mutlu, O. (2011). CHIPPER: A Low-complexity Bufferless Deflection Router, In: Proc. 17th International Symposium on High Performance Computer Architecture (HPCA), p. 144-155.
[9] Fallin, C., Nazario, G., Yu, X., Chang, K., Ausavarungnirun, R., Mutlu, O. (2012). MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect, In: Proc. 6th IEEE/ACM International Symposium on Networks on Chip, p. 1-10.
[10] Stojanovic, I., Djordjevic, G. (2006). In-channel Misrouting Suppression Technique for Deflection-Routed Networks on Chip, FACTA UNIVERSITATIS, Electronics and Energetics, p. 309-323. |
