| References: [1] Huisman, L.(2004). Diagnosing Arbitrary Defects in Logic Designs Using Single Location at A Time (SLAT), IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 1, 2004, pp. 91–101
[2] Wen, X., Miyoshi, T., Kajiihara, S., Wang, L., Saluja, K., Kinoshita, K. (2004). On per-test fault diagnosis using the Xfault model. In Int’l Conf. on CAD, 2004, pp. 633–640.
[3] Polian, I., Miyase, K., Nakamura, Y. , Kajihara, S., Engelke, P., Becker, B., Spinner, S., Wen, X. (2008). Diagnosis of Realistic Defects Based on the X-Fault Model, 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2008., pp.1-4
[4] Zhang, Y., Guan, Y., Wang G.(2009). Analysis and Comparison of Fault Simulation, International Symposium on Intelligent Ubiquitous Computing and Education, 2009, pp. 503 – 506
[5] Shen, Li, (2003). RTL Concurrent Fault Simulation, Proceedings of the 12th Asian Test Symposium
[6] Lu, W., M. Radetzki (2011). Efficient Fault Simulation of SystemC Designs, 14th Euromicro Conference on Digital System Design, IEEE, Computer Society, pp. 487-494
[7] Bosio, A., G. Natale (2008). LIFTING: a Flexible Open-Source Fault Simulator, 17th Asian Test Symposium, pp. 36 – 40
[8] Ubar, R., Devadze, S., Raik, J., Jutman, A. (2010). Parallel Xfault simulation with critical path tracing technique, Proceedings of the Conference on Design, Automation and Test in Europe DATE '10, pp. 879-884 |
Author Rights 
