<?xml version="1.0" encoding="UTF-8"?>
<record>
  <title>Design of Low Voltage CMOS OTA Using Bulk - Driven Technique</title>
  <journal>Journal of Electronic Systems</journal>
  <author>Siddharth Bhat, Shubham Choudhary, Jayakumar Selvakumar</author>
  <volume>6</volume>
  <issue>3</issue>
  <year>2016</year>
  <doi></doi>
  <url></url>
  <abstract>In this paper, we have a designed a low voltage CMOS operational transconductance amplifier (OTA) for high
speed transmission with an operating voltage 0.5 V. The transistors are operating in the sub-threshold region with source
degeneration for transconducatnce improvement. The OTA achieves a DC gain (Ao) of 26 dB, a gain-bandwidth product
(GBW) of 750 MHz, slew rate (SR) of of 3.7 V ï­ï€ s, a phase margin (PM) of 98Âº, DC offset of 2.2 mV and a power dissipation of
250 ï­ï€ W under no load condition The proposed OTA is simulated in 90-nm CMOS technology using Cadence EDA software.</abstract>
</record>
